

What is claimed is:

- 1 1. An apparatus comprising:
2 a processor;
3 an expander memory bridge location;
4 a memory coupled to the expander memory bridge location; and
5 a controller including intercept logic to intercept and block communication
6 from the processor to the expander memory bridge location and to emulate an
7 expander memory bridge.
- 1 2. The apparatus of claim 1, wherein the controller includes a disable intercept
2 logic bit.
- 1 3. The apparatus of claim 2, wherein the memory includes a mirror
2 configuration.
- 1 4. The apparatus of claim 2, wherein the memory includes a redundant array of
2 independent memories.
- 1 5. The apparatus of claim 3, wherein the processor includes a complex
2 instruction set processor.
- 1 6. The apparatus of claim 1, wherein the bus controller includes an expander
2 memory bridge plugged-in bit.
- 1 7. The apparatus of claim 6, wherein the memory includes a double data rate
2 memory.
- 1 8. The apparatus of claim 1, further comprising an operating system to operate in
2 cooperation with the processor, the operating system free of support for hot-pluggable
3 components.

- 1 9. A method comprising:
2 intercepting and blocking a status request to a device, regardless of whether
3 the device is installed; and
4 responding to the status request.
- 1 10. The method of claim 9, wherein intercepting and blocking the status request to
2 the device, regardless of whether the device is installed, includes intercepting and
3 blocking the status request during a configuration access to the device.
- 1 11. The method of claim 10, wherein responding to the status request includes
2 emulating a response the device returns when the status request is not blocked.
- 1 12. The method of claim 11, wherein emulating a response the device returns
2 when the status request is not blocked includes emulating the response of a memory
3 bridge.
- 1 13. The method of claim 9, wherein responding to the status request includes
2 responding that the device is available when the device is not installed.
- 1 14. The method of claim 13, wherein responding to the status request includes
2 responding to the status request in a time period substantially equivalent to the time
3 period in which a non-intercepted status request is responded to.
- 1 15. The method of claim 14, wherein intercepting and blocking the status request
2 to the device, regardless of whether the device is installed, includes intercepting the
3 status request directed to configuration space.
- 1 16. The method of claim 9, further comprising, removing the device, if the device
2 is installed.

- 1 17. The method of claim 16, wherein removing the device, if the device is
2 installed, includes removing a memory device.
- 1 18. The method of claim 9, further comprising, adding the device, if the device is
2 not installed.
- 1 19. The method of claim 18, wherein adding the device if the device is not
2 installed, includes adding a double data rate memory device.
- 1 20. A method comprising:
2 intercepting and blocking communications from a processor to an expander
3 memory bridge; and
4 setting a disable intercept bit to stop interception and blocking of
5 communications from the processor to the expander memory bridge.
- 1 21. The method of claim 20, further comprising configuring the expander memory
2 bridge.
- 1 22. The method of claim 21, further comprising resetting the disable intercept bit.
- 1 23. A method comprising:
2 receiving control from an operating system after an interrupt;
3 polling a device plugged-in bit;
4 directing removal of a device, if the device plugged-in bit is active;
5 polling the device plugged-in bit; and
6 returning control to the operating system when the device plugged-in bit is
7 inactive.
- 1 24. The method of claim 23, wherein directing removal of the device, if the
2 device plugged-in bit is active, includes directing removal of an expander memory
3 module.

1 25. The method of claim 24, wherein polling the device plugged-in bit includes
2 polling a controller that provides the device plugged-in bit.

1 26. A system comprising:
2 a processor;
3 an expander memory bridge location;
4 a memory coupled to the expander memory bridge location;
5 a controller including intercept logic to intercept and block communication
6 from the processor to the expander memory bridge location and to emulate an
7 expander memory bridge;
8 a display coupled to the processor; and
9 a storage device coupled to the processor.

1 27. The system of claim 26, wherein the display comprises a plasma display.

1 28. The system of claim 26, wherein the storage device comprises a magnetic
2 storage device.